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Summary
The report is divided into two sections.
Section I describes:
a) Results obtained in modifying the On-Board Data Management System
software to a multiprocessor fault tolerant system;
b) A functional description of the prototype buffer I/O units;
c) Description of modification to the ACADC and stimuli generating
unit of the DTS;
d) Summaries and conclusions on techniques implemented in the rack
and prototype buffers.
Section II documents the work done in investigating techniques of high speed
(5 Mbps) digital data transmission in the data bus environment. The application
considered is a multiport data bus operating with the following constraints:
a) No preferred stations
b) Random bus access by all stations
c) All stations equally likely to source or sink data
d) No limit to the number of stations along the bus
e) No branching of the bus
f) No restriction on station placement along the bus
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A. - FAULT TOLERANT PERFORMANCE
1. Multiprocessor Performance
The system is an expansion of the multi-programmed On-Board Checkout System.
Supervisior and executive functions were modified by addition of status
words and tables in common external memory available to both computers.
These status words and tables provide reference information related to
the allocation of peripherals, task sequences, current activity level of
each task and common data storage areas.
Internal memories of the two computers are identical containing the
operating system programs and the active tasks. When tasks are deactivated
or activated both memories are identically updated (figure 2).
Each computer attempts to step through the task sequence as if it were
operating independently. Prior to executing an element it checks the status
in common memory. If the other computer has already accepted that element,
it steps to the next element and processes it. This creates, an interlacing
type of operation with both computers time-sharing the work load.
This system philosophy provides maximum fault tolerant capability. During
normal operation, processing is fully shared. If one computer stops for
any reason, the other assumes the full load with no interruption.
The SOLVE element was broadly expanded for this system. Trigonometic
functions, logical and shift operations were included with the capability
for on-line operation.
The COMMAND element was modified to provide proper formatting for the
Buffer and to accommodate the various Requirements fcor sirmplex, dlva and
triple redundant operations.
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A SCAN element provides interface between the system tasks aad the buffer
operation. This executive interrogates each task as it becomes active
for SCAN elements. The measurement ID's associated with each SCAN are
placed in a table with their associated buffer memory locations. Process
ID's in the memory map are modified where desirable. Each pass through the
executive, new data in the change buffer is read-out and routed to the
appropriate task for whatever processing is required.
A Load and Execute subroutine was written to utilize the graphic capability
of the plasma display. Ordinate and abscissa limit parameters may be entered
into a standard subroutine which will then draw the coordinates on the dis-
play. Successive inputs of X-Y values into data registers DO and D1 of a
task and execution will result in point to point line graphing.
To determine system response, time tests were run to determine through-
put time. One computer was loaded with the fault tolerant system and the
second computer monitored time to complete an executive pass. The executive
pass is the time to complete one element in each of the fourteen tasks.
The sequence is from the executive to task 1, to the executive, to task 2
and continuing through task 14 and back to 1.
Worst case loading is when the buffer is being scanned on each executive
pass. With each buffer task contained four SCAN elements, the buffer
was loaded at about 10U samples per second except where dtAerwise noted.
Average results are listed below for one complete executive pass.
Item Time Description
1 4.2 NS No buffer scan and no active tests
4
Item Time Description
2 4.5 MS Scan buffer with no active tests and no data
entering buffer
3 6.0 MS Scan buffer with 1000 S/S entering change
buffer--no active tasks
4 7.2 MS Scan buffer with data-one active buffer task
5 7.6 MS Scan buffer with data--2 active buffer tasks
6 8.4 MS Scan buffer with data--8 active buffer tasks
7 8.7 MS Scan buffer with data--8 active buffer tasks
and 4 non-buffer monitor tasks
Some other characteristics of the system were noted during these loading
tests. The concept of the change buffer is to provide only significant
data for-computer processing. Limit testing is performed by hardware in
the buffer to eliminate redundant data and eliminate this overhead pro-
cessing by the computer.
During system testing it was observed that high volume input to the change
buffer had a tendency to overpower the system. Input to the acquisition
devices was a function generator sine wave producing a steady load. More
normal operation would assume bursts of data allowing more rapid recovery
of the system.
Two things are suggested to minimize this condition. Floating tolerance
utilization in the memory map provides only significant data and is recommended
as the primary means of obtaining significant data. Use of fixed limit
testing should be minimal and used only where a specific requirement exists.
A memory built into the hardware to inhibit multiple ent;rie of out o 
limits data would be desirable. For example, when an out of fixed limits
condition is recorded into the change buffer a flag would be set in the
5
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instruction word. Subsequent out of limits data would be inhibited if the
flag was set. The next time the data value was within limits, the flag
would be reset resuming normal operation.
2. Independent Simplex Mode
The design goals for the simplex mode were, (a) to allow each computer
system to operate totally independently of the other during concurrent
operations, (b) allow reconfiguration to other modes of operation without
physical recabling or other extensive reconfiguration of the system.
Full independence of the two systems was not possible because
of the requirement to share common peripherals on the I/O bus. Specifically,
these were the card reader, typewriter, printer and magnetic tapes. These
restraints had to be worked around by the operators while using the system.
Another operating problem occurs when using the computer system control
panels. As the external memory and I/O channels are shared, a system
reset from either control panel likely disrupts the other system. By
coordinating the operators activities at the control panels, this restraint
is negated.
The external memory, ACADC and buffer are all accessible from either computer
on a non-interference basis. No recabling or physical reconfiguration of
any type is required to change modes. Except for the relatively minor
operating restraints noted above, mode to mode reconfiguration is an
exclusive software function and concurrent simplex operation by both
computers was achieved.
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3. Multiprocessing Mode
When the fault tolerant system is entered into the computer, all pertinent
status information and buffer registers are loaded into external memory.
To enter a multiprocessing mode, computer memory from the initially loading
system is transferred over the I/O channel to the idle computer and operation
is initiated.
Based on the status indicators in external memory, both computers share
task execution. Static information for the system is retained as identical
copies in the internal memories of each machine. This information includes
task elements for all tasks, supervisor, executive and resource control.
The external memory contains status words indicating availability of I/O
devices, pointers defining the next task elements to be performed, task
data, buffer registers and scan words from the buffer. Basically,
all the active information necessary for both computers to share task
assignments.
Sharing of tasks is done by each computer performing a task element. When
an element is complete, the computer tests external memory to determine
which element is next in line and flags that it is doing this element.
The two computers then alternately sequence through tasks performing
elements concurrently.
An element like SOLVE may require extended time to complete if it is com-
plex. In this case, the other computer may complete two or three elements
during the time frame. If cne computer performs more than three successive
elements frqm the task table- it assumes malfunction of the other system and
shuts it off. The operating computer still operates in the multiprocessing
7
mode.. Thus., as.soQn as the other computer is restarted it immediately has
all the information it needs to re-enter the processing cycle.
4. Triple Redundant Mode
Under software control, three separate buffer areas may be reserved for
command words. Each of these areas is reserved for a specific computer
and locks out write access from any other source. Establishing the lock-out
area enables the Hamming encoder so any word written into the area is
encoded for transmission.
When a COMMAND element is encountered by a computer sequencing through the
task list, it flags that it is writing its copy of the command into the
buffer. The second and third computers must complete identical sequences
before the COMMAND element is satisfied. After notification that all three
entries in the buffer have been completed, the third computer sends an
execute word to initiate the command. The sequence of the computers is not
significant and in fact may be different on subsequent redundant operations.
Common tables for three computer operations are contained in external
memory. As only two computers are physically part of the system, the
third computer is simulated by the second computer.
Upon receipt of the execute word, the three copies of the command in the
buffer memory are accessed, majority voted and transmitted to the user.
Transmission includes the command word stored by the computers and the
encoded parity. Any voting error causes a status word to be written, into
the change buffer indicating which word was in error.
8
5. Dual Redundant Mode
Entry of the system into dual redundant mode causes entry of two copies
of commands into the buffer by two different computers. Specific blocks
of words are dedicated to each computer and attempts to write into the
area by any other user is locked-out.
The first computer to encounter a COMMAND element writes its copy of the
command word into the buffer. The second computer writes its copy into
the buffer and executes the instruction. The sequence of the computers
may be different on subsequent elements.
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FIGURE 2
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1. Stimuli Generation
The Stimuli Generator Unit (SGU) of the Digital Test Set was modified to
accept encoded command words from the command controller and generate
programmed stimuli. The Hamming decoder and correction circuitry identical
to that developed for the Stimuli Switching Unit was incorporated.
Common command and response buses go to both units from the controller.
Upon receipt both units perform error detection and correction on the
received word. The addressed unit scans back the command with a flag
bit set if error correction has taken place. If an address error or
dual bit error is detected, no response is returned. If no response is
received, the controller retransmits. After two failures, an error word
is written into the change buffer and the operation terminated.
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2. Advanced Control and Display Console (ACADC)
Modification of the ACADC provides control for the fault tolerant system.
MaJor hardware components include:
a) System status display of 20 indicator lamps indicating general
operating status and system response to operator inputs;
b) Plasma display capable of operating in either graphic or character
modes used primarily to display operator input and task display
information;
c) Multiparameter display providing detail information to the operator
in the form of rear projection microfilm frames;
d) An alphanumeric keyboard providing;operator entry capability;
e) Dual I/O channel interface allowing access by either computer to
any device;
f) A channel to channel interface allowing computer to computer data
transfer on the I/O channel;
g) Interrupt timers capable of generating real-time or time interval
interrupts.
The first four items were part of the original equipment and remained es-
sentially the same. Computer interfaces, channel to channel capability,
interrupt timer and redesigned control units were added to fulfill require-
ments of the fault tolerant system.
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3. Prototype Buffer I/O
Two prototype Buffer I/O's were fabricated, each having five basic elements
as shown by the block diagram in figure 3. There are three IBM 4 pi EP
computer memory bus interface units, a Time Code Generator interface, and
a Bus Control Unit Interface. All interface units have access to the solid
state memory through the memory scanner.
The function of each unit is described in subsequent paragraphs.
Memory Scanner
The memory scanner provides four basic functions:
a) Common busing from eight ports to memory.
b) Port selection control to provide time-shared access to memory.
c) Data input control to a significant data change buffer.
d) Enables lockout for specific memory blocks.
Data buses are illustrated on figure 4.
a) Memory Data In Bus - 36 lines including 32 data and 4 parity bits
shared by all ports to wrdte data into memory.
b) Memory Data Out Bus - 36 lines including 32 data and 4 parity bits
shared by all ports to read data from memory.
c) Address Bus - 16 lines including four mark bits for byte selection
and 12 address bits for word selection.
d) Read/Write Bus - A single line indicating a read or write operatio:
from the interface to the memory.
e) Change Buffer Write - A single line that may be used by any inter-
face to access the change buffer on a write cycle.
n
14
In addition to the common buses available to all units, each interface
has two unique control lines. These are a Request and Recognition of
Request. When an interface requires memory access, a Request is issued
to the Memory Scanner. The scanner, continually monitoring the request
lines, acknowledges the request by returning a Recognition of Request (ROR).
This signal can occur as soon as 30 nanoseconds after the request was raised
or as long as 2.8 usec later depending on the activity of the scanner.
Receipt of the ROR tells the interface that all buses are dedicated to it
and its memory request is being processed. Either a read or write request
requires about 400 nanoseconds to process. On a read cycle, termination of
the ROR indicates valid data is on the bus for the requester. On a write
cycle, termination of ROR indicates data has been stored in memory. When
the ROR becomes inactive, the interface must disconnect and is allowed only
passive access to the data and control buses.
Port assignment to the scanner are listed below:
Port Description
O Computer Interface Unit #1
1 Computer Interface #2
2 Computer Interface #3
3 Computer Interface Unit (unassigned)
7 Time Code Generator Interface
4' Bus Control Unit Interface
5 Unassigned
6 Unassigned
6 Unass~~~~~~~~~~ige
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Change Buffer Control
The change buffer provides a block of words in memory into which significant
data may be written. Location and size of the buffer are under software
control. A block diagram for the ichange buffer control is shown in figure 5.
The starting address and block length are preset into the address counter by
addressing byte #1 of memory location 004 and initiating a write cycle. The
change buffer control logic continuously monitors the memory bus lines and
when it detects this condition the decoder output presets the six most
significant bits of the counter and a two bit latch which determines the
size Of the change buffer block. The latch outputs are decoded to provide
a signal which causes the counter to recycle when the buffer block has been
filled. The block size and the corresponding code are as follows:
00 16 words
10- 32 words
01 256 words
11 512 words
The outputs of the address counter (Qo thru Qll) are routed to multiplexers
where either they or the input address bus are selected for addressing the
memory. The selection 'is determined by the level of the "Change Buffer Write"
signal. When the "Change Buffer Write" signal is activated the address in
the. counter will be transmitted to the memory. When the "Change Buffer Write"
line returns to the quiescent state the trailing edge increments the address
counter.
Operation of the change buffer was simplified from the rack buffer for the
expresns purpose of circuit and hardware reduction. This simplification pro-
vides some operating restraints. If a buffer size of 256 words is used, the
first address must be address 256 or direct multiples of 256. If a word
length of 512 is used, the first address must be 512 or multiples of 512.
The above restraints are accommodated by presetting only the most significant
four bits to define the first address of 256 word buffer or the most signi-
ficant three bits for a 512 word buffer.
The buffer must be located such that the first word address plus the buffer
length does not exceed 4095. This eliminates any attempt of the change
buffer to write into the low storage dedicated locations.
Lockout Control (Figure 6)
The lockout control logic provides the means whereby selected blocks of the
memory can be protected by inhibiting a write access to this block by any
user other than a specific computer. This prevents inadvertent destruction
of critical control and command words stored in this area.
A computer may lock-out any block of 512 words. The only exception will be
the first 16 locations used for system control functions.
Solid State Memory
The memory unit uses Monolithic Memories, Inc. MM6510 Bipolar RAM dual-
in-line packages with the following characteristics:
a)' Word capacity 4096 words
b) Word length 36 bits per word
c) Addressing Random access
d) Cycle time 300 nanoseconds max. per word
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The word format is identical to the memory word of the IBM 4 pi EP computer.
Memory packages are electrically arranged in four arrays of 16 x 9. The
address matrix will select a 36 bit parallel word on a read cycle. On a
write cycle, one word in each array will be selectively accessed depending
on the mark bits as follows:
1234
1 0 O 0 write byte O
0 1 0 0 write byte 1
0 O 1 0 write byte 2
0 0 0 1 write byte 3
Only the byte(s) selected will be written with the other bytes retaining
their previous data. Writing a full word requires that all four mark bits
be set to 1.
Computer Interface
The computer interface transmits and receives data in parallel on the IBM
4 pi EP memory bus with the Buffer I/O appearing to the computer as an
external memory bank, three interface units have been implemented.
If the computer requests a read operation, the interface requests memory.
As it may have to wait for its turn through the scanner, response to the
computer is inhibited until it has completed access of the word from memory.
At this time it allows the sequence to continue by responding to the computer.
The interface is immediately available for another computer request.
For a write operation, the interface responds immediately to the computer
request and loads the data into an input register. Memory access is then
requested through the scanner and the word written into buffer memory.
Until this write cycle is complete, the interface will not respond to a
subsequent computer request.
Although provisions have been made to accommodate possible delays in data
interchange between the computer and memory, the actual total effect on
delaying the memory bus operation is negligible.
The computer memory access time is a minimum of 2.5 microseconds per word.
Worst case access to the memory in the buffer will be if all ports request
access simultaneously and the scanner has just passed the computer interface.
Each port requires 400 nanoseconds for access, thus a maximum delay to service
the other seven ports is 2.8 microseconds.
In an operation with only the computer interface requesting memory access,
the worst case time delay is 700 nanoseconds (100 per port) and memory
access time of 400 nanoseconds or a 1.1mocrosecond response.
Time Code Generator Interface
This interface, illustrated on figure 7,
a) accepts time data from a Time Code Generator and stores it into dedicated
memory locations,
b) accepts preset or adjust data and transfer it to the Time Code Generator, and
c) writes time into the change buffer with each data entry.
19
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Three memory words are dedicated to the Time Code Generator.
0 Most significant time from TCG
1 Least significant time from TCG
2 Preset and adjust time input
The one millisecond level of the TCG is monitored by the interface. When
a change is detected in this value, the current time is read into the
interface and stored in memory locations 0 and 1.
For a preset operation, the Address Bus is monitored for write requests
into location 2. When recognized, the data on the Data In Bus is stored
in a holding register and transferred in parallel to the Time Code Generator.
A fine adjustment operation is implemented in the same manner as preset and
may be used to decrement or increment the value in the holding register as
opposed to a preset loading operation.
The Write Change Buffer bus is continuously monitored by the TCG interface.
When a word is written into the change buffer by another user, the TCG
interface will request memory and write the current time into the next
address of the change buffer.
20
Data Acquisition and Commrand Controller
The Data Acqaisition and Command Controller combines the basic functions
of the Demand DAU and Command subsystems of the rack buffer. The concept
of a stored program memory map ii3 retained for both command and data ac-
quisition sequences. Execution of any sequence is controlled by the com-
puters.
Data Acquisition
For acquisition sequences, the memory map consists of two instruction
words plus the number of data words appropriate for the instructions
(1, 2, 4 or 32 words). Instruction words contain control information to
be transmitted to the SIU and control information for the DACC instructing
it as to the type of word transmitted and the response anticipated.
Received data is subjected to floating and fixed limit tests. Limit para-
meters are retained in the memory map data word. Failure of either or both
limit tests will cause a word to be written into the change buffer identi-
fying the measurement point and value. Failure of floating limits will
also update the value in the data field of the memory map word. This pro-
vides the capability for the computer to access directly from memory the
last significant value of any measurement point.
Implementation of limit test controls is modified from the techniques used
in the rack buffer. Control bits were used in the rack buffer to active
or deactivate specific limit checks. For the prototype buffer, fixed limit
tests are performed on all data. If the user does not want these tests
the limits are set to the maximum values thus nullifying the effect.
Floating limit tests were allowed to range from zero to full value in the
21
rack buffer. Such a broad range is not considered realistic. In the
prototype buffer, limits range from 0 to about 21% of full scale with 3%
increments. For a 5 volt value, this corresponds to limits up to 1 volt
in increments of 150 millivolts. Inhibiting floating limit tests is pro-
grammable.
These modifications simplified the hardware and software by eliminating
unnecessary redundancy of control to achieve the same results.
Data Update
Update sequences require two instruction words and a data word containing
1, 2 or 4 bytes of update information dependent on the word type to be
transmitted. The instruction words contain control information for the
SIU and for the DACC. In addition to the various word formats that may
be transmitted, the DACC may operate in either a simplex or triple re-
dundant mode.
In a simplex mode, single copies of the update word are accessed from
memory and transmitted. In a triple redundant (triplex) mode, three iden-
tical copies are accessed from memory and majority voted prior to trans-
mission. The mode of operation is selected by the execute word. For testing
and checkout purpose, all update sequences are loaded triple redundantly
in the memory map. The sequence may then be executed in either mode.
Block Data Transfer
During the conceptual phase of development, a need for block data, transfers
on the bus appeared a distinct possibility. Potential users might be dis-
play systems or remote processing stations. To accommodate this possibility,
22
the four byte update word was selected because of its efficiency and com-
patability with the computer memory word. In a block transfer mode, up
to 255 memory words may be transmitted to an SIU with one instruction set.
Error Detection and Fault Tolerant Capability
Provisions were incorporated to detect gross equipment malfunctions and
report these in the form of status words to the computer. When possible,
an attempt is made to complete the sequence even though an error has been
detected.
Parity errors. Each 8 bit byte in memory has an associated parity bit.
When a word is read, parity is checked. If an error is detected, an error
word written into memory indicates the failed word. If the error is dev
tected in an acquisition instruction word, simplex update or data word the
operation is terminated. If the error occurs in a triplex update, the
operation proceeds allowing the voter to correct the error. On acquisition
data words, operations on that word is terminated but the sequence con-
tinues to the next word.
Polynomial code error detection. Response words on the bus are encoded
as received and checked for transmission error. If an error is detected
a word is written into the change buffer indicating the failure and the
operation is terminated.
Time out. When no bus response occurs within an allocated time period
a error word is written into the change buffer.
23
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Packaging
One of the primary objectives of the prototype buffers was to miniaturize
the design and obtain high density packaging. Significant steps to achieve
this were reduction of power supply requirements to a single voltage and
time shared busing to eliminate cables.. The other major factor is use of
stitch-welding techniques developed by the Micro Technology Division of
Sterling Electronics.
All logic consists of TTL dual in-line packages mounted on daughter boards
fabricated by Micro Technology. Each board provides for 153 packages in a
17x9 matrix. Heat sinks are mounted on the DIP side of the board so the
inserted package is in contact and provides a thermal dissipation path
through the bottom of the package. The heat sink extends out to two edges
of the board and contacts ~te cold plates when inserted.
The enclosure is divided into a power supply compartment on the bottom,
a mother board serving as a divider and a common busing plane for power and
signal routing to the logic boards and external connectors. The upper
compartment contains capacity for 13 logic panels (daughter boards) that
may be inserted into the mother board.
Two sides of the enclosure are cold plates against which the heat sinks of
the daughter boards and the power supplies are flush mounted for heat dis-
sipation.
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C. - RACK BUFFER EVA UATION
1. PCM Decommutator
The decommutator was built with the capability of accepting two input
channels simultaneously. Test and evaluation were accomplished with an
Apollo PCM commutating unit input to both channels. Each channel had a
unique memory map with switch options for either channel to work on either
memory map or both on the same memory map. Other options include acceptance
of up to 256 words per frame, 8 or 10 bit data words and time slot selection
of the frame word count.
For this development, a dedicated memory was assigned to the PCM unit which
was time-shared by the two channels. For an operational configuration, a
non-dedic ated memory configuration may be desirable. Time-sharing is an
option which may or may not be desirable for a specific system configuration.
Time-sharing has th6 advantage of using only one port of the memory scanner
for both channels of PCM. If multiple scanner channels are available, in-
dependent decommutators have the advantage of full system redundancy.
The most useful innovation was utilization of indirect addressing techniques
with super-commutated data and for structuring the memory map to locate the
next time slot instruction word.
For super commutated data, a flag bit is set and the address refers back to
the first time slot data. A 200 S/S data point has the first instruction
set containing all processing instructions plus the last significant value.
The second, third and fourth time-slot instruction words refer back to the
first. This function Eliminates the necessity for computer correlation of
the four data words. Additionally, any supercommutated rate may be ac-
commodated by the basic frame rate block couter. For this system, with
30
a basic rate of 50 S/S, sample rates of 50 x 2n S/S may be accommodated.
Because of its serial nature, bit failures in the next address or block
counter fields cause a catastrophic out-of-sync condition. This was
particularly noticeable as the decommutator development was in conjunction
with the solid state memory development. With this combination, intermittent
bit drop-out or pick-up was relatively frequent during the debugging stage.
These subtle memory map changes are very difficult to isolate as initially
it appears the decom circuits have failed and all evidence of the actual
failure is frequently obliterated. To achieve much greater reliability,
a single bit error correction, double bit error detection code protecting
the next address and block counter fields would be most desirable. The
code bits would be encoded during assembly of the memory map, retained in
the memory and decoded each time they are read out by the decommutator.
The decom may be implemented using shared or dedicated memory. A dedicated
memory requires an estimate of the memory size requirement. A survey of
current Apollo and projected future PCM requirements indicates a relation-
ship of about 10 samples/second per measurement provides a reasonable rule
of thumb figure. Based on Apollo PCM providing 6400 time slots per second,
640 measurements can be accommodated. The implemented decom requires 2
memory words per measurement or a total of 1280 memory words per channel.
31
2. Adaptive Subsystem
The adaptive system was implemented to demonstrate that a free-running data
compression scheme could be implemented into a system and to determine the
operating system restraints. A more thorough treatment of the adaptive
system operation and the expected results of the remote analog zero-order
predictor (AZOP) is contained in the Final Report, Contract NAS9-9681,
document NAS9-9681-153, and the OCS Development Data Compression Report,
NAS9-9681-106.
The remote adaptive system incorporating both analog and discrete zero-
order predictors performed as predicted by the breadboard and advanced study
and were readily implemented. Transmission on the bus is reduced to only
significant change data with no polling requirement..
The system was intentionally designed to operate as rapidly as possible and
fully implemented achieves throughput rates of about 85,000 measurement values
per second. As might be assumed, and was anticipated the potential volume of
data tends to overpower both the hardware and software systems. The Fault
Tolerant software systems scans the change buffer at 1 millisecond intervals
retaining only one sample from a given measurement point even though several
may appear in the change buffer.
To achieve better compatibility with the overall system, the scan rate could
be reduced about one order of magnitude to achieve an output measurement rate
of about 10K values per second and still provide high measurement resolution.
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3. Command Subsystem
Several different techniques were implemented to assure integrity of the
command words to be transmitted. These included:
a) Hardware lockout of designated memolry blocks that allow write
access only by a specific computer;
b) Triple redundant storage of commands with majority voting to
form a simplex transmission word;
c) A Hamming block code with single bit error correction and dual
bit error detection capability.
Each of these controls was readily impelemented and operated trouble free
during the evaluation period. Lockout, triple-redundant command storage
and voting were implemented into the prototype buffer. The error correction
code was not implemented into the prototype buffer because of the data bus
requirements of that system.
Encoding is accomplished in the memory scanner as a hardware function thus
protecting the word in residence and during buffer operation. The approach
may be expanded back through the system and have the encoding a software
function performed early in the generation cycle. For example, the data
could be encoded prior to buffer transfer or even as a function of an off-
line compiler if appropriate for the system. This approach is recommended
to protect specific address fields in a PCM decommutator and the reader
should refer to that section.
The hardware or software implementation would appear to be primarily based on
frequency of use and system concept. Hardware implementation was done in
this instance to make the buffer a totally independent unit. If the real-
time frequency of encoding is high, the system operation is more efficient
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with a hardware encoder. If the frecpqency is low, software encoding pro-
vides more protection through the system.
In any event, for critical data, the code provides a high level of con-
fidence and allows the using device the capability to determine the validity
of data received.
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D. - CONCLUSIONS
1. Power Distribution
Problems of line drop, distribution of various supply voltages, and in-
compatability of voltage levels between logically connected drawers were
encountered in the rack buffer. To minimize these problems in the
prototype buffers, cabling requirements were virtually eliminated, power
plane distribution for logic and single voltage levels were utilized.
Spare pins on the logic modules were connected to Vcc or ground to
facilitate any required installation of decoupling capacitors.
2. Multiport Scanning
On the prototype buffer, a time shared busing scheme is used as opposed to
the individual port gating employed in the rack buffer. This shifts the
responsibility of controlling activation of data lines from the scanner
to the user interface.
The actual implementation provided one common bus on the mother board with
full access by any subsystem located on daughter boards. Gating and de-
coding are done on the subsystem boards and all intra-chassis cabling was
eliminated.
3. Solid State Memories
Two different approaches were made in development of solid state memory
systems. For the rack buffer, memory chips were purchased and mounted on
thick-film substrates. The single unit development precluded any extensive
test device. Consequently, off-line testing was limited and extensive testing
required on line testing in the buffer using the computer. Diagnosis, repair
and test turn-around were very slow and. it was concluded that this fabrication
was not appropriate for a development memory.
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In the prototype buffer, dual in-line memory packages were used. Replacement
of malfunctioning devices and general maintainability was greatly enhanced.
Cycle time and reliability characteristics were superior on the DIP devices.
It should also be pointed out that the state of the art for solid state
memory devices substantially improved over the time interval between the
two developments.
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4. Error Detection and Correction
Block coding, majority voting, and simple parity techniques were implemented
for error detection and correction. Each of these methods is readily im-
plemented and may be effectively employed.
Simple parity provides effective protection of memory as these are generally
high reliability equipments with minimal transmission line problems. When
malfunctions do occur, they characteristically are single bit failures.
Majority voting provides the capacity to correct errors occuring prior to
the voting operation. Multiple copies of the information is its primary
disadvantage. Voting in the buffers prior to transmission provides correction
for resident memory failure and protection against an improper command copy
from one of the computers.
Block codes are very powerful methods for detecting data loss and con-
sequently find application in transmission systems. Another advantage, often
overlooked, is they provide capability for the using system to determine the
usefulness of the information thus minimizing feed-back loop requirements.
In the rack buffer, a Hamming block code served the dual functions of pro-
tecting command words in memory as well as the transmission. This type of
application has merit in a system like PCM to help protect against out-of-
sync conditions by data loss in the address fields.
Implementation of any detection system requires decisions on how to handle
the error once detected. The general philosophy on both buffer developments
was to continue the operation and indicate the nature of the error by writing
37
status into the change buffer.
The primary purpose of these developments was to determine the effectiveness
and difficulty of implementation. In both buffers, multiple methods of
error detection were implemented. Because of the difficulty of determining
and making a decision on what to do when an error is detected, it is
recommended that when possible only a single technique be selected that
satisfies the nature and reliability requirement of the system.
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SUMMARY
This report discusses digital data communication techniques for a random
access multi-station data bus system (see Figure Al-1). Several signal
formats are considered in terms of the bandwidth required for proper trans-
mission and the hardware required for implementation (see Part 3). The
bandwidth required is an important consideration due to the low-pass
characteristic of the channel used (124 ohm Balanced Line). The hardware
must be kept simple due to the potentially large number of stations required.
The signal format selected for use on a data bus is based on the Modified
Duobinary technique developed by Lender (11). The implementation developed
uses standard T2 L logic elements operating off a single +5 volt power supply.
The recommended transceiver design (Transmitter-Figure A7-1, Receiver-Figure
A5-5) has been satisfactorily demonstrated at a 5Mbps data rate over 2000
feet of BL-1244 cable.
Operating systems are discussed in Part 2 and Part 7 and error control coding
is discussed in Part 6.
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Part 1 - Transmission Line Characteristics
The necessary care and feeding of transmission lines imposes several
important constraints on the design of a data bus. The parameters
which influence system design include the characteristic impedance
(Zo), the velocity of propagation (Vp), the maximum distance between
stations (L), and the attenuation coefficient (a).
The attenuation coefficient is defined as follows. On a properly
terminated transmission line, a sinusoid of peak amplitude V and
frequency f is impressed at one end of the line, resulting in a sinusoid
of peak amplitude V and frequency f at the far end of the line. For
a line x meters long,
V = Ve -ax
or
a = in (V/V')/x nepers/meter.
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The transmission line must be terminated in its characteristic impedance
Z0. Proper termination implies that any signal source which impresses
a s:gnal onto the line will "see" a load of Zo ohms down all line
segments to which the source is connected.
The system configuration dictated by constraint e)(see the Introduction)
is shown in Figure Al-l. There are several methods of properly terminating
the line.
If a matching pad (see Figure A1-2) were placed in the line at every
station location, proper termination with respect.to all stations would
result. Note that a signal on the transmission line is attenuated by
a factor of (2 +r3)-1 as it passes each pad (or each station). With
no limit on the number of stations, this method of terminating is clearly
unacceptable.
An alternate method of maintaining proper line termination is
depicted in Figure A1-3. If the input impedance for the station receivers
is large, they can continually monitor -the line without affecting the line
termination. If only one station transmitter is switched onto the
line at any time, the line will appear as an impedance of Zo/2 (two
properly terminated line segments in parallel) to the transmitter.
This method is more complex (involves transmitter switching) than the
previous method, but does not involve additional signal attenuation at
each station. The maximum signal attentuation would occur in a communication
from station 1 to station N and is given by e-aL.
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The general expression for signal attenuation between two stations
is
Vi eiXi - xi (i)
Vj
where station i is receiving a transmission from station j, Vi and Vj
are signal amplitudes, and Xi and Xj are defined in Figure Al-3.
The method of line termination indicated in Figure A1l-3 is compatible
with the system constraints and will be used in the system design.
The velocity of propagation (Vp) implies a finite time delay for signal
transmission between stations. The maximum delay is given by:
TD = L/Vp
The general expression is given by:
td (i,j) = IXi - XjI /Vp. (2)
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Part 2 - Random Bus Access
The requirement that no station be unique in terms of line access
priority leads to some general restrictions on the characteristics
of inter-station messages. The key problem is to allow any station to
access the line in such a way that all other stations are prohibited
from accessing the line concurrently. Additionally, the possibility
of simultaneous line accession by.several stations must be considered..
There are several alternate system designs which allow random bus access.
Two approaches will be discussed here.
Approach A initiates a data transfer by transmitting the entire word,
including transmitter and receiver addresses and data. The receiving
unit, upon recognition of its address in the received word, immediately
returns an "OK" to the transmitting unit. This can be nothing more
than a short signal burst. The signal occurances are indicated in
Figure A2-1 for a transmission over the entire bus length (L).
All non-participating stations automatically lock out their transmitters
when a signal is present on the bus. This inhibit is maintained for
2 TD seconds after the bus is quiet to prohibit a station from talking
while a data transfer is under way.
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All stations are to be electrically identical except for their addresses.
This Requirement implies that all built-in time delays are the same
for all stations, so that data transfer over L meters must be allowed
for in all units.
With the foregoing in mind, the worst case maximum word rate possible is:
RW = 1/(Tw + TOK + 4 TD)-
This rate would result when station 1 communicated with station N
repeatedly. If station 1 communicated with station N, followed by
station N sending data to station 1 etc., the rate would be:
R'w = 1/(Tw + TOK + 3TD)
These two circumstances are indicated in Figure A2-2. (Note that
in the second case, the dead band between a transmitted 'OK' and a
transmitted word serves no purpose and could be eliminated. This
is true because the last unit to transmit an 'OK' will also be the
first unit to be enabled for transmission. This would result in a word
rate RW = 1/(TW + TOK + 2TD) words/ sec.)
The dead band shows the effect of transmitter lock out as previously
mentioned. All transmitters are locked out for a period of 2Th seconds
after the line goes quiet, regardless of the origin of the last signal
on the bus. The exception to this is the transmitter used to return an
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'OK' to an originating station. The reason for the dead band can
be inferred from Figure A2-2. For the case depicted at the top of the
figure, unit 1 is not allowed to transmit until the dead band following
the reception of the 'OK' has elapsed. Other units, since they are
located between unit N and unit 1, will be enabled before unit 1.
This prevents unit 1 from monopolizing the data bus. The situation
shown results only if all other units have no need for the data bus.
Transmissions between units closer than L meters would result in
higher word rates since the transmission delay would be shortened.
The dead band could not be shortened as it is designed into each unit.
For units located adjacent to each other, the corresponding word rates
are:
RW = l/(TW + TOK + 2TD),
R = 1/(TW + TOK + 2TD),
and
R W = 1/TW + TOK + TD).
Simultaneous line accession by two or more units is possible with
this approach. To prevent erroneous data from being accepted when
12 S4
simultaneous accession has occurred, it is necessary to code the addresses
and lata in such a way that a receiver will ignore the bad data. Parity
checks over the data coupled with an m ~ut of n code (n > m) for the
addresses should enable a receiver to detect the presence of erroneous
transmissions. Such transmissions would be ignored and would not generate
'OK' bursts so that the transmitting stations could take appropriate action.
An alternate solution is as follows. During a transmission, the transmitting
station continuously monitors the bus for the presence of additional signals.
If an additional signal is detected, the transmitter immediately terminates
the transmission. In this manner, if
TW > 2TD
the transmitted word is shortened. The intended receiver, failing to receive
an entire word, would not respond.
This technique requires that the modulation used allow for line monitoring
during a transmission.
For a 5Mbps data rate on 2000 feet of cable, a word length in excess of 30
bits satisfies the word length requirement.
The second technique (Approach B) for allowing random bus access initiates a
data transfer by transmitting the address of the intended receiving station.
This transmission serves to lock out the transmitters of all stations, except
the originating station, for a predetermined interval. This interval (TM)
allows the originating unit to complete its transmission.
Following the transmission of the receiving unit's address, the originating
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station monitors the line for 2 Tb seconds. Assuming no signal is detected
on the bus during this interval (which assures that all remaining units
are locked out), the originating unit address and the data are transmitted.
This approach is shown in Figure A2-3 for a transmission over L meters.
The dead band shown is necessary onlyat the transmitting station. This
prevents one unit from monopolizing the bus.
The worst case maximum word rate occurs when one unit repeatedly transmits
and is given by:
RW = l/(Tw + 4 TD)
Figure A2-4 shows the bus signals which result when station 1 transmits to
station N followed by station N responding to station 1 repeatedly. The
word rate on the bus for this condition is
R'W = l/(Tw + 3TD) words/sec
For units adjacent to each other, the transmission delay indicated in
Figure A2-4 would be negligible. In this case, the word rate for two
alternately communicating units is
R w - l/(Tw + 2TD) words/sec.
The problem of multiple line access is solved as follows. If the originating
unit detects an additional signal on the line at any time during the trans-
mission of the receiving unit's address or the lock out ascertain interval,
transmission would cease for a predetermined interval. The wait period would
need to exceed 2Td seconds.
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The unit causing the interference would react identically. Due to the
tolerances associated with the two delay circuits, one of the units would
be enabled first and would proceed with its message.
The unit designated as the receiver would also detect the additional signal.
This signal could occur before, during, or following the time when the de-
signated receiver was receiving its address. The following data would then
be ignored.
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Part 3 - Signal Design
This section will consider the form of the signal to be used to convey
data on the bus. The choice of a signal is influenced by the following
considerations:
a) The channel to be used
b) Ease of implementation
c) The data rate
The channel in this case is the bus cable itself. A representative
cable to use is Times Wire & Cable BL-1244. This is a balanced line
designed for high isolation at moderate frequencies. The characteristics
are as follows:
Times Wire & Cable BL-1244
Characteristic Impedance: 124 L.
Outside Diameter : .420"
Velocity of Propagation : 66.5% of C
Conductor Resistance : 9.4 SL /KCt
Nominal Capacitance : 12.3 pfd/ft
Attenuation Characteristics:
db/lOOft Frequency (MHz)
.1
.34
1.2
4.0
- 1.0
10.0
100 0
A reasonable approximation to this is
=0 .L 37 x lC 36
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The attenuation at higher frequencies is the cable characteristic which
has the most effect on a data bus signal selection. This cable characteristic
dictates the choice of signals having as little energy as possible at
high frequencies. Signals based on modulation of a high frequency carrier
are effectively ruled out. Carrier signals, with carriers close to the
data rate will be considered however.
Before discussing various signals, it is useful to obtain an expression
for the spectrum of the data. As a model for the data, a semirandom binary
transmission system (corresponding to random NRZ data) is used.
The model is defined as shown in Figure A3-1 where ? f At f = R ((
=and transitions are only allowed at
t =}}s71 'I= -. * -\* 0 .+2. ***
For this model,
E~Ž(({ (\ -P v (*l4-la t 4 PPct (-o
and B t ; = t p - 1 C Or- i b
The autocorrelation is
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as follows:
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Two important facts can be determined from 8(W):
1) NRZ data contains energy down to and including zero frequency (DC).
2) Most of the energy is contained in the frequency band below 1/T HZ
The spectrum for NRZ data is shown in Figtre A3-2.
The question arises as to why not simply transmit the NRZ data on the bus?
With the above facts, an answer is possible:
The bus will probably be transformer coupled to provide a maximum of
noise immunity for the stations tied to the bus. Even if bipolar NRZ
were used (which removes the 6 (f) from S(f)), the NZR signal still
requires a transmission medium with response down to and including DC.
Since transformers exclude DC, the bus waveform would suffer from "DC
wander" or "Baseline gallop". DC wander makes the signal difficult
to reconstruct at the receiver.
The power spectrum for amplitude modulation is easily derived with the know-
ledge of S(W) for NRZ data. The spectrum of a sinusoidal carrier at fc
is simply 1T E(f - fc). The resultant spectrum is therefore simply S(W)
shifted by fc Hz. The situation for fc = 1/T is shown in Figure A3-3.
The spectrum contains a carrier component at fc(=l/T) and extends from 0
Hz to 2/T Hz.
The line signal for this modulation method is shown in Figure A3-4. The
DC component has been removed by modulation and the bandwidth has been doubled
with respect to NRZ.
If bipolar (* B volts) NRZ is used to amplitude modulate a sinusoidal carrier
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the spectrum shown in Figure A3-5 results. The line signal is shown in
Figure A3-6. Again the DC component is removed and the bandwidth (with
respect to NRZ) is doubled. Note that this is exactly the same signal as
split-phase C or binary PSK.
Frequency shift keying can be viewed as a combination of two amplitude modu-
lated signals with different carrier frequencies. The situation for fci = 1/T
and fco = 2/T is depicted in Figure A3-7. Each of the two component wave-
forms has a spectrum similar to Figure A3-3 with center frequencies of 1/T
and 2/T. This follows from l's and O's being equally likely (recall the
model used for NRZ data). The fact that the Fourier transform is a linear
operation, i.e.
allows us to immediately arrive at a power spectrum for the FSK signal as
shown in Figure A3-8. For clarity, this figure only shows the major lobes
of each individual spectrum.
The three preceeding examples cover the three well-known carrier modulation
methods. Of the three, on the basis of spectrum occupation of the signals.
alone, FSK is seen to be the least desir able. On-off keying and split-phase
C occupy the same range of frequencies and so offer no reason to select one
over the other on this basis. It is well known that split-phase C has
several implementation advantages (such as ease of clock recovery) and will
therefore be selected as the "best" of the above three to hold up as a model
for further comparisons.
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The above results can be easily generalized to the case of multi-level
signalling. Assume that there are Z7' Q , _ \ j.)· ..) equi-
probable levels. Each of the 2 signals represents W' binary bits. If
1/T is the bit rate, the signalling rate for multi-level signals is 1/mT
levels/second. The data model has transitionSat
t- (' C-7 \ /M = ··@- ,-\, O1,' +tj j
If C volts represents the highest level and 0 volts the lowest, the allowed
levels are
.*.. (t- L c/Atl -I3.
For this model,
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This reduces as follows
? c
4
The autocorrelation is shown in Figure A3-9. The spectrum is obtained as before:
S (, =_
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This is illustrated in Figure A3-O.
The baseband power spectrum can be used to determine the spectv',of the
various modulated signals previosly discussed. An example would be multi-
level AM. Consider a carrier at fc = I/mT modulated with the previously
described multilevel data. The resulting spectruxi is illustrated in Figure
A3-11. This spectrum can be compressed as much as desired by increasing m.
The line signal for m = 2 is depicted in Figure A3-12.
Shifting the DCsignal for m the data by -C/2 results in the spectrum and line
signal (for m = 2) shown in Figure A3-13 and A3-14. This is an interesting
combination of amplitude and phase modulation. For m = 2, the waveform con-
tains no DC component and occupies half the bandwidth of the split-phase C
signal.
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One additional example will serve to complete this discussion. The signal
illustrated in Figure A3-15 can be constructed by the steps shown in Figure
A3-16. The original data stream (at 1/T bps) is represented in a). X$ and
'fl( result from taking the odd and even bits from a) and halving the data
rate to 1/2T bps. It is easy to see that the waveform of Figure A3-15 can
be expressed as:
f t _-1 1 + $ (4-+ -
+ (~..i'~( +
(NOTE: a shift in the time axis was made to simplify the expression).
~J and - have identical spectra for random NRZ data. The first
term of f (t) results in a spectrum as shown in Figure A3-17. The base-
band spectra of -+ and (' cancel, if the average value of each
is equal. This will occur for very large, randomly selected data words.
In general, for data words used on the bus the baseband spectra will not
cancel and a DC component results. This is a serious flaw in the signal if
it is used on an AC coupled bus.
By accepting a wider bandwidth, a signal with no DC component and with the
100% redundant transmission feature of the previous signal can be constructed
as indicated in Figure A3-18. The signal is constructed by simply multiplying
the DC shifted baseband process (at 1/T bps) as depicted in b) by a carrier
at 1/T Hertz.
The preceeding modulation methods have at least one common feature: for a
data rate of l/T bps, the occupied bandwidth is at. least 1/T Hz. The only
34
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exception is the case of multilevel signals. This technique leads to extremely
complex receiver designs and so will not be considered.
The most important characteristic of the bus is its attenuation at higher
frequencies. Because of this, it is worthwhile to investigate any method
which promises lower bandwidths if the receiver design does not become un-
duly complex.
Consider a system in which impulses are used to transmit the data (baseband
system). Obviously the bandwidth of such an idealized system would be
infinite. If the impulse is first passed through a filter, the filter then
determines the signal's bandwidth. The resulting line signal is therefore
the filter's impulse response. These considerations are illustrated in
Figure A3-19.
As a first example, consider
follows:
an ideal low pass filter (LPF) with H(jw) as
-4I0..,Ok, t,K e "
C)
I-W IJ I(~~ I1Q\ L i,
_0cPL~
The impulse response to such a system is
L , , ,i ii Ct.t )
He Qt - id
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or
A ( .,.a) _
9 (+t =
as shown in Figure A3-20. This response indicates that impulses could be
introduced at the rate of one per v- seconds and the resulting waveform,
Lta
sampled at t = 0, + et~ , would allow independent determination of the
amplitudes of the component impulses. From such considerations it is easily
seen that, for an ideal LPF, the signalling rate cannot exceed I)/, (: Z -i)
bps unless intersymbol interference can be tolerated.
The limitation is more severe than indicated. The ideal LPF can not be
built and even if a suitable approximation could be implemented, the timing
of the sampling at the receiver (as well as the original impulse timing)
must be unrealistically accurate if severe intersymbol interference is to
be avoided.
An example of a realizable filter function is the "raised cosine" filter
described by:
fOr wi
ZLI LAJ S(t-toh I,_'5 (t-toA
which is illustrated in Figure A3-21. This impulse response has several
interesting features. Most important: the tails fall off rapidly so that
timing becomes much less critical than was the case for the ideal LPF. Also
81
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the filter function is easier to implement.
The response of Figure A3-21 indicates that impulses can be sent at a
rate of 1/ trL/w( ' bps or fl bps. We have therefore sacraficed band-
width for realizability, probably not a bad trade.
The response of Figure A3-21 is important because of an additional con-
sideration: consider what happens if impulses are sent at the rate of
2f1 bps (the Nyquist rate). It can be seeh that there will be inter-
symbol interference, but only among a finite number of digits. That is,
if t' = 0 is the sampling instant,
so that the intersymbol interference can only come from ajacent digits.
If a positive impulse is used to represent a '1' and a negative impulse
represents a '0', the five level signal illustrated in Figure A3-22 results.
To decode a signal such as that in Figure A3-22, the following equation
must be solved:
OL LL
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t'
0
is the signal amplitude at ti (the sampling instants) and
t e _ I
Assuming that ao and a1 are known, the signal of Figure A3-22 is decoded
as follows:
a2 = (-4) - (-1) - 2(-1) = -1
a3 = (-2) - (-1) - 2(-1) = +1
a4 = (0) - (-1) - 2(+1) =-1
- (+1) - 2(-1) = -1
a6 = (-4) - (-1) - 2(-1) = -1
etc.
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a5 = (-2)
where %,
A :%1
The above example is a member of the "partial response" or controlled
iniersymbol interference class of modulation systems. The particular
example above has two drawbacks: 1) it is possible to obtain a DC com-
ponent in the line signal if the number of "ones" differs from the number
of "zeros", and 2) a five level receiver is complex. The system does
achieve Nyquist rate transmission however.
A more useful member of the "partial response" class is called modified
duobinary. The filter function for MD is shown in Figure A3-23. The
resulting impulse response is illustrated in Figure A3-24 and is given by
a (+4 an 5 cAA Leo
or
1 t Q7- - t
a =t- = /LTt - +T
The intersymbol interference for impulses sent at the Nyquist rate (for the
filter function shown in Figure A3-23 the Nyquist rate is I /r bps) is
limited to ajacent digits:
F
:;I L
-w1
-V 
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t
The MD line signal is shown in Figure A3-25. Decoding is performed as
before using the following decoding equation:
° '4,, _9w i + \ - -'L%cI-t
Assuming
a0 = x-1 + a-2 = 0
al = xO + a_1 = -1
a2 = X1 + aO = +1
a
3
= x
2
+ al = +1
a4 = x3 + a2 = +1
a
5
= x4 + a3 = -1
a6 = x5 + a4 = -1
a7 = x6 + a5 = +1
a8 = x7 + a6 = -1
a9 = X8 + a7 = -1
a1 0 = x9 + a8 = -1
all = x10 + a9 +1
( no digit)
('0')
('1')
('1')
(' 1')
('ot')
('o')
('O')
('1')
This system is capable of Nyquist rate transmission but is unduly complex
due to the decoding necessary at the receiver. Also, as a result of the
decoding, errors made at the receiver tend to propagate. These two un-
desirable features can be eliminated by a simple process of "precoding"
at the transmitter (Kretzmer (12)). By generating and sending the following
sequence, an improved system isrealized. Let
[¾ * L ]. 88
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That is, interpreting the ak and bk as
addition. The bk are then transmitted
a logical ' '. The resulting sequence
k
0
1
2
3
4
5
6
7
8
9
10
ak
0
1
1
1
0
0
1
0
0
0
11 1
logical variables perform the indicated
as before, a + 1 impulse representing
is:
bk
0
1
1
0
1
0
0
0
0
0
1
The line signal resulting from transmitting the bk is illustrated in Figure
A3-26. Except for the first two bits (necessary to "start" the process)
there exists a one-to-one correspondence between the non-zero level of the
line signal (+2) and the logical 'ones' in the original data sequence.
Decoding at the receiver is therefore simplified and is actually a binary
decision process. Errors no longer propagate due to the one-to-one
relationship mentioned.
Study of the properties of the MD waveform lead to the following rules
which can be used to generate the waveform:
89
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1) Data 'zeros' are sent as a zero level
2) Data 'ones' are grouped into consecutive pairs and then sent as
follows:
a) The polarity of the first 'one' in a pair is always different
from the polarity of the preceeding 'one'.
b) The polarity of the second 'one' in a pair is different from
the polarity of the first 'one' only if there has been an
odd number of intervening zeros.
These rules will be used in the discussion of signal generation circuits.
The MD signal has several advantages which include:
1) No DC component
2) Nyquist rate transmission
3) Simple receiver required (binary decision)
4) Relative ease of signal generation (see part 5).
A major problem with the signal is the rel ative difficulty of extracting
a clock. This will be discussed in part 4.
The low frequency property of the MD signal is extremely important in
data bus applications. Transmitting data at 5 Mbps on the cable described
previously results in a signal whose highest component is 2.5 MHz. The
maximum attenuation for this signal is approximately .58db/100 feet.
By comparision, a split-phase C waveform for 5Mbps data contains energy
to 10MHz (see figure A3-5) and is attenuated at approximately 1.2 db/100
feet. The higher attenuation experienced by the split-phase C waveform
can be very detrimental over relatively long buses.
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Modified Duobinary signalling is very attractive for data bus application
for the reasons previously discussed. Parts 4 and 5 will be devoted to
the practical problems of implementing a MD data bus system.
One additional feature of MD is of interest here. This is the ability
to detect certain transmission error patterns at the receiver without adding
redundant digits to the transmission. As an example, consider the following
data sequence and corresponding proper line levels:
Data
0
1
1
1
0
0
1
0
1
0
0
0
1
1
0
1
Level
0
+1
+1
-1
0
0
-1
0
+1
0
0
0
-1
+1
0
-1
The line levels are determined from the foregoing rules. If a mistake is
made in receiving the 10th bit (as an example), the following sequence might
be received:
0
+1
+1
-1
0
-1
0
+1
+1
0
0
0/ -1
received in error, should be 0
50
The decode algorithm, would result in the following data sequence:
0
1
1
1
0
0
1
0
1
1 error
0
0
1
1
0
1
In additional logic is added at the receiver, it can be detected that
rule 2b) is violated by the 14th bit. Thus a simple form of error de-
tection capable of detecting all single bit errors is achieved with no
additional transmitted bits. The logic required is similar to that used
in generating the waveform and will be discussed further in Part 6.
93
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Part 4 - Station Synchronization
The MD signal has several obvious advantages for a data bus application.
These include a small bandwidth, ease of decoding, and "free" error de-
tecting capability. These advantages are only available however if a
phase coherant reference is available at the receiver. This part of the
report will discuss methods of obtaining such a reference.
Figure A4-1 illustrates the considerations involved in initiating a
coherant receiver reference. Assuming that a 1-0 sequence initaites
all word transmissions, the leading pulse will generate a pulse from the
slicing circuit whose width will vary with received signal strength. The
desired clock signal has transitions at the center of the received pulses,
regardless of signal strength. As indicated in Figure A4-1, this implies
a delay of 400 nsec (for 5Mbps transmission) between the center of the
received pulse and the initiation of the clock. Figure A4-2 illustrates
an approach to pulse-center timing. Three pulses representing different
received signal levels are shown at the top of Figure A4-2. The center
of these pulses is denoted as t = -400 nsec. corresponding to the initiation
of the clock at t = O. The timing algorit~hm proceeds as follows: At
the leading edge of the first +1 pulse received, a signal with slope
equal to m volts/sec is initiated, starting from -V' volts. At the
trailing edge, the slope is increased to 2m volts/sec. The slope (m) is
chosen so that
2 400>% - V' An
Figure A4-2 illustrates the result of this algorithm for three pulses of
different widths ((", ', and Q ). It can be seen that the waveforms
94
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resulting from the three different pulse widths all will cross zero volts
at t = 0. This event can then be used to initiate the receiver clock.
A circuit for performing the pulse-center timing algorithm described above
is shown in Figure A4-3. A timing diagram is shown in Figure A4-4. The
circuit is easily understood. Note that F/F1 and F/F2 are used to activate
the two current sources (T1 and T2). The current value (I) is chosen so
that
The algorithm of Figure A4-2 is therefore implemented.
Figure A4-4 illustrates the manner in which -(LL is "reset" prior to
the next word. When e, reaches zero volts, A2 clocks F/F3 so that F/F1
and F/F2 are cleared. This occurs at t = O. The current sources are
therefore switched off and e(t decays toward V' . Note that
The decay of c:: proceeds as
Vt -- -_
where
The time constant (R"C) is selected so that the decay is completed before
the end of the word, thus effecting the "reset" of (j< (t).
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The initiate pulse is used to start a receiver clock at 5MHz. It is
assumed that both transmitter and receiver clocks are crystal controlled
to minimize phase "slippage" during the reception of a word. Even if this
is the case, a problem exists in starting the receiver clock. When power
is initially applied to a crystal clock it may take as long as several
seconds for the output frequency to stablilize. Obviously this is excessive
for the application discussed above. FigUre A4-5 illustrates one method
of using the initiate pulse with a crystal clock. The clock runs con-
tinuously at 50MHz (for a 5Mbps system). The initiate pulse is used to
enable a divide-by-ten circuit so that the phase of the resulting 5MHz
clock is controlled by the initiate pulse (within 360).
The above method of center-pulse timing will produce optimum clock timing,
responsive to changes in received signal strength. Under ordinary data bus
conditions, the complexity of the above method may not be justified. A
much simpler approach which has been successfully tested at station
separations of up to 2000 feet is outlined below.
During breadboard evaluation of the MD technique it was apparent that the
signal level, as indicated by the width of received pulses, does not vary
appreciably for surprisingly large station separations. This is especially
true when the transmitter generates square pulses as described in Part 5
and does not use a Sin WT filter as discussed in Part 3. At 5Mbps the
pulse width variation over 2000 feet of TWC 1244 cable was small enough
to use the timing system described below.
Figure A4-6 illustrates the simplified timing circuitry. The set line of
the flip-flop is activated by the first received edge. Assuming that a
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1 preceeds every transmission, the leading edge is detected and used to
set the F/F. When the Q output goes high in response, the "glitcher"
circuit produces a narrow load pulse to the divide-by-ten. The Q output
is also used to enable the remainder of the receiver and to gate the 5MHz
clock to the receiver. The 5MHz clock generated in this fashion has a
predictable relationship to the leading edge of the received word. This
phase relationship can be controlled and altered by changing the programmed
count which is loaded into the SN74196. The receiver logic is responsible
for keeping track of the number of received bits and resetting the F/F
after the word has been received.
When the expected signal-to-noise ratio is high (as in the usual case due
to the excellent shielding properties of balanced lines) the clock can be
resynchronized with every received leading edge. This allows the use of
long data words without allowing the accumulated phase error to become
excessive. When only the first pulse is used for synchronization, the
following relationship is useful:
The above equation can be used to determine how precise the transmitter
and receiver frequencies must be. t is the total phase slippage
(in radians) during the length of the word. A reasonable tolerance on
phase match between the receiver clock and the received data is 25% or
r/z. radians. The timing circuit produces a 10% (worst case) skew so
that 15% (.3 -r ) is allowable due to frequency mismatch. As an example,
consider T = 8 x 10
- 6
sec. (corresponding to a 40 bit word at 5Mbps).
Solving for A i in the above equation results in a maximum allowable
103
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frequency difference of
Each oscillator can contribute 10Khz of the frequency difference so that
5MHz i 10KHz is the necessary tolerance. This is .2%, easily achieved
with crystal clocks.
A method of transmitting and receiving MD without the use of crystal
clocks is discussed in Part 5. This method, although not completely
evaluated, shows promise of providing very inexpensive data bus hardware
for non-critical applications.
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Par- 5 - Signal Generation and Receiving Circuits
Several methods of generating MD signals have been developed. These
will be discussed below.
The natural method of generating MD signals is indicated by the dis-
cussion in Part 3. This method is illustrated in Figure A5-1. Two
design problems are apparent from the Figure: The design of a suitable
impulse generator (especially difficult at high data rates) and the design
of a reasonable approximation to the desired j Sin WT filter function.
Neither of these problems is insurmountable but they were not attacked
during the course of this study.
The approach indicated in Figure A5-1 is more difficult than the alternate
methods discussed below but offers at least one advantage. The energy is
completely confined to a band below half the data rate. Because of this
feature, a frequency multiplexed data bus system using single sideband
techniques can be considered. Part 7 discusses this concept further.
If complete containment of the signal energy to a band below half the data
rate is not necessary, a great simplification in transmitter hardware can
be obtained. The discussion in Part 3 concerning the preceding operation
involved in MD indicates a transmitter as shown in Figure A5-2. The
timing diagram for this transmitter is shown in Figure A5-3. It is easily
verified that the line signal shown in Figure A5-3 follows the rules dis-
cussed in Part 3 for MD transmission.
The circuit operation is based on the discussion of preceding in Part 3.
Flip-flops one and two simply delay the data so that all data zeros inhibit
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the three input NAND gates. These gates are enabled for ones occurring
in the data. The gates are then controlled by the outputs of flip-flop
4 to determine which polarity pulse is to be sent. The circuit consisting
of flip-flops 3 and 4 and the exclusive -OR gate (SN7486) is derived from
the discussion in Part 3. The enable line is necessary to prevent the
gates remaining enabled after a word. With the enable line low, the
transistors are forced off and the transmitter presents no load to the bus.
The transformer can therefore be used fo± reception as well. This gating
also prevents transformer saturation and subsequent transistor destruction.
The line signal illustrated in Figure A5-3 is easily seen to follow the
MD rules. As previously indicated, the energy is not confined to frequencies
below half the bit rate but actually extends to relatively high frequencies
as a result of the "square wave" generation used. The signal value at the
sampling points (the center of each bit time) is attenuated relatively
slowly however so that the benefit of small spectral occupancy of the MD
signal is retained. The voltage levels indicated in Figure A5-3 result
from the implementation of Figure A5-2. Figure A5-4 illustrates the signal
deterioration after 2000 feet of TWC-1244 cable at a 5Mbps data rate. The
receiver described below and shown schematically in Figure A5-5 is capable
of correctly decoding this waveform with a bit error rate of less than
10-6. Of particular interest is the reduction in the p-p amplitude of
the waveform. 1.25MHz is the single frequency most representative of
the waveform for 5Mbps data (see Figure A3-23). Using the equation for
db/100 feet attenuation for the TWC-1244 cable at 1.25MHz a total loss
of about 8.3db is expected. The ratio of the received p-p voltage
(~ 8 volts) to the transmitted p-p voltage (N 20 volts) is 8db,
109
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demonstrating that although the signal generated by the transmitter of
Figure A5-2 does not occupy the smallest bandwidth possible, the signal
is attenuated the same as a true MD signal.
A receiver design which performs well at any distance up to 2000 feet
is shown in Figure A5-5. The leading edge is used to set the gate latch
and enable the divide by ten (SN74196). The resulting 5MHz clock is pro-
perly phased when a count of 1 is loaded prior to enabling the SN74196.
The flip-flop is then used to re-time the data and present it to the
receiver logic. Following the word, a short end of word clear pulse is
required to reset the latch.
The 3K .fL resistors shown in Figure A5-5 serve as a convenient means of
setting the receiver threshold. The threshold is easily calcuated from
the voltage divider formed by the 3K0- resistor and the inverting input
impedance of the DM8820 ( N' 5K).
Note that the transformer center tap is tied to +5 volts so that the same
transformer can be used with the transmitter circuit of Figure A5-2. An
additional feature of both the transmitter and receiver designs is that
a single +5 volt supply is all that is required.
One additional method of signal generation and recovery is illustrated in
Figures A5-6 through A5-8. This method is intended for non-critical
applications and fairly low data rates. The circuits require no clocks
for operation as the necessary timing is derived from delay lines.
The clockless transmitter is shown in Figure A5-6. The NRZ data is used
to gate two clocks, 1 and 2. The clock 1 oscillator runs at 1/T Hertz
112
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during logical l's.in the data and the clock 2 oscillator runs during
logical O's. The rules for MD signals, previously discussed are used
to combine the ones and. zeros infofmation into F/F2. This flip-flop is
used to steer the output pulses &as was done in the transmitter of Figure
A5-2. The data is used directly to.gate the line driver (SN75450) so that
zeros are sent as a zero level. The timing diagram for a typical data
sequence is illustrated in Figure A5-7.
The clockless receiver is shown in Figure A5-8 along with a typical
timing sequence. The signal at A is close to being NRZ as received. The
"glitches" in the data result' from the line signal changing polarity be-
tween successive ones. The two delay circuits eliminate the "glitches"
and present clean NRZ data as an output. If a clock is required, it can
be easily generated with two delay line oscillators as used in the trans-
mitter of Figure A5-6 and appropriate gating.
It is felt that the clockless transceivers could find application at low
data rates or short distances in non-critical situations. The spread in
delay time parameters and gate delays would probably limit the data rate
for such transceivers to 5Mbps at short distances (about 300 feet). Slower
rates could result in successful operation over longer distances. In such
applications, the cost of these transceivers would be minimal.
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Part 6 - Error Control
Error control for a data bus can be either error detecting or error
correcting. The turn around and delay times for an asynchronous data
bus are relatively short so that simple error detection followed by re-
transmission should suffice for most applications.
Following detection of an erroneous reception, the receiving station
must request retransmission of the data. In a system such as that de-
scribed as "Approach A" in Part 2 of this report, the retransmission
request can consist of a failure to return the "OK" to the transmitting
station. The transmitter would repeat the transmission until an "OK"
was returned or until it decided that there was no hope.
Approach B as described in Part 2 of this report would offer no advantages
over Approach A since some form of "OK" would have to be added to the system.
The MD signal contains built in error detection capability as previously
mentioned (see Part 3). The capability results from the fact that the
transmitter followed the rules of MD when generating the line signal.
If the rules are not followed by the received data, an error indication
can be generated. This form of error detection can supplement the more
powerful approach described later (BCH codes). In certain applications,
the detection of single bit errors may be sufficient. As an example, in
a short bus the raw error rate will be very low. The most probable event
will be a single bit error/word which can be detected. It may not be worth
the requisite redundant bits and logic complexity to implement a more
sophisticated method of error control.
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The error detection circuitry is based on the MD rules. It is possible
to predict the polarity of the next '1' in -the MD signal from a knowledge
of the preceding data. This was illustrated in Part 3. The circuit of
Figure A6-1 does this prediction and compares the predicted polarity with
the received polarity of each '1' in the signal. The circuit timing
diagram is presented in Figure A6-2 for a 16 bit word with no received
errors detected.
The circuit operation is straightforward. F/F1 toggles with a data-gated
clock. The output of F/F1 thereforeindicates if there has been an even
or an odd number of preceding 'l''s in the received data. This infor-
mation is used to gate the clock to F/F2 which therefore indicates if
the number of 'O's between a pair of received 'l''s is even or odd. F/F2
predicts if the next bit, if it is a one, should be a +1 or a -1. The
exclusive OR gates are used to check if the predicted polarity is correct.
The check will obviously fail during the received O's so that the signal
at A is required to gate the check signal to F/F3 only during received 'l''s.
The edgesof this gated signal which rise or fall near a falling edge of
the clock signal are generated from the clock signal. Due to this, the
transitions of interest on F/F3J always occur after the point in time at
which F/F3 is clocked (negative going clock transitions). This assures
proper operation and results in the "no detected error" indication from
F/F3Q as shown.
Figure A6-3 illustrates the detection process if bit #8 is incorrectly
received as a zero. As can be seen, the detection is not instantaneous.
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This is expected as no MD rule is broken by the (incorrect) received
pattern until bit 12. This is easily verified by considering the MD
rules (see Part 3). The comments made above concerning the relative
timing of the signal at F/F3J and the clock are applicable here. With
these in mind it is seen that an error ID will occur as indicated in
Figure A6-3.
Figure A6-4 is an additional example of the detector's performance. Bit
7 is assumed incorrectly received as a '-1'. The MD rules are first
broken by bit 9 at which time an error ID is generated.
The detector described will detect all single bit errors which are followed
by the correct reception of at least two consecutive 'l's. Problems arise
if consecutive 'l's do not follow the reception error. As an example, the
data pattern in Figure A6-5, erroneously received as indicated in the
second line, does not provide a means of error detection. If two con-
secutive rl's are appended at the end of all transmission, errors of the
above soit are detected. This is demonstrated in Figure A6-5.
The above technique will also detect most, but not all, two bit trans-
mission errors.
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A BCH code can be easily generated which is described by the following
parameters:
Block Length: n = 2 m - 1, m integer
Number of check Bits: r = n - k At mt
Minimum Distance: d' 2t + 1
The BCH codes, being cyclic codes, are extremely easy to use, especially
for error detection. A method of obtaining a generator polynomial of a
BCH code to satisfy given block length and error detection capability
requirements will be illustrated below. First, the logic implementation of
BCH codes, given the generator polynomial, will be discussed.
Let the generator polynomial be represented as follows:
g(x) = 1+ gl x + g2 x2 + grl xr-1 + xr
where gi equals either a zero or a one. All generator polynomials will
be of the above form, that is the coefficients of xO and xr are a-lways
one and the.degree of the polynomial is r.
To encode the data systematically (that is into a block where the first k
bits are the undisturbed data bits and the following r bits are the
check bits, n = r + k) the circuit of Figure A6-6 is used. The circuit
consists of r flip-flops, r (or fewer) exclusive -OR gates, 1 AND gate,
r + 1 inverters and three NAND gates. The exclusive -OR gates associated
with zero coefficients from the generator polynomial are not required and
the output of the preceding flip-flop then directly feeds the next flip-
flop.
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The circuit operation is as follows:
1. With the enable line high and the register originally cleared,
clock the data into the channel and register simultaneously
(k clock pulses).
2. With the enable low, shift the register contents into the channel
(r clock pulses).
Figure A6-7 illustrates the encoder which results from the generator
polynomial
g(x) = 1 + + x6 + x7 + x8.
The coefficients of x, x2, x3 , and x5 are zero so that only 4 exclusive -OR
gates are required.
Figure A6-8 shows the decoder required for error detection. The operation
is as follows:
1. With the enable line high and the register cleared, the received
word in systematic form is shifted into the register (n clock pulses).
2. With the enable line low, the register contents are shifted out
(r clock pulses). If the register contains all zeros, no detectable
errors occurred in transmission and the data is assumed valid. If
the register contains one or more l's, a detectable error has occurred
and has been detected.
2a. If speed is important, the Q outputs from the flip-flops can be fed
into an r-input NAND gate. At the end of step 1 above the NAND
output indicates if an error has been detected as follows. If the
gate output is high, a detectable error has been detected. If the
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gate output is low, no detectable errors have occurred and the received
data is assumed valid.
A method of obtaining a g(x) to satisfy given system requirements will
now be discussed. This will be followed by several examples.
Formally, the g(x) is obtained as follows:
Let O( be a primitive element of the Galois Field of 2m elements
(GF(2m)). Consider the sequence ao(l e E 
where t is defined above in the description of BCH codes. If mi(x)
is the minimum polynomial of dC , the generator polynomial is given
as
g(x) = LCM (ml(x), m2(x), ..., m2t(x)).
Fortunately, it is not necessary to understand the above derivation to use
it! A major simplification is obtained by discarding the even numbered
mi's. This is allowable because of a property of Galois fields, namely
that if
m( 3 ) = 
it follows that
m( (321) = o, = 1, 2, . .
Let i be an even integer. Then
i = is 22 ; Q1, i t odd.
Because of the above property, factors appearing in mi(x) will be the same
as those in some previous mip (x). Since we are interested in the LCM (least
common multiple) of the minimum polynomials it follows that
g(x) = LCM (ml (x), m3 (x), . . ., m2t1 ( x).
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It is interesting to note that the highest possible degree of g(x) is mt
(highest possible degree of mi(x) is m, there are at most t such factors
comprising g(x)). The number of stages in the encoding shift register is
therefore limited to mt or less so that r (r;he number of check bits) is
also mt or less.
Tables of minimum polynomials are readily available. Peterson has a fairly
complete table. Several examples using thistablefollow
Example A
Suppose we desire a 6ode with a minimum distance of 3 and capable of
sending 11 data bits per block. A BCH code of m = 4 is seen to satisfy
the requirements with
n = 15
r 4
d ~ 3 (t = l)
The generator polynomial will be g(x)=LCM (ml (x)) = ml (x).
Using Peterson's table, for m = 4, g(x) = x4 + x + 1
Example B
Suppose we desire a minimum distance of 5 (t = 2) with the capability
of 7 data bits. A BCH code with
n = 15
r 8
d seen to5
is seen to satisfy the requirements.
Therefore
g(x) = LCM (ml (x), m3 (x)),
131
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From the table,
ml = x4 + x + 1
m3 = x 4 + x3 + x2 + x + 1
or
g(x) = x8 + + + + 1
Example C
Suppose we must transmit blocks of 30 data bits over a channel with
raw bit error rate of 10- 6 and be able to specify the probability of
-25
a undetected word error as 10 A BCH code can be easily found as
follows. First, the minimum distance necessary must be found. To do
this, consider the probability of i errors in an n bit block over the
specified channel:
Pi = (n) pn-iqi
where p = 10-6, q = - 10- 6 , (n) is the binomial coefficient. Guessing
n to be 45 (15 check bits assumed), P5 - 1025, P6 < 10 2 5. Therefore
a code capable of detecting all 5 (or fewer) bit errors in a block is
sufficient (dmin = 6).
The smallest t'necessary is therefore t = 3.
Now try m = 5 (n = 31).
r 5_  t = 15 !7 k = 16.
This is not satisfactory. Try m = 6 (n = 63).
r t- 6- t = 18 3$ k = 45.
The first 15 data bits can be "sent" as zeros, resulting in an effective
block length of 48, d t 7. The generator polynomial is therefore
g(x) = LCM (ml(x), m3(x), m5(x))
-132
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For m = 6,
ml(x) = x6 + x + 1
m3 (x) = x6 + 4 + x2 x + 1
m 5 (x) = x6 + x5 + x2 + x + 1
Performing the indicated multiplication results in:
g(x) = x18 + x1 7 + x1 6 + x1 5 + x9 + x7 + 6 + x3 + x2 + x + 1.
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Part 7 - Conclusions and Recommendations
The purpose of this study was to investigate various techniques of data
communication applicable to computer systems intercommunication, particularly
in a random access data bus or party line configuration (see Figure Al-l).
The desired result was a recommendation of a preferred technique for
achieving such communication.
As previously pointed out, a major limitation to high speed data transfer
in a data bus system is the low pass characteristic of the cable. Because
of this consideration, various signal formats were investigated in terms of
the bandwidth required for proper transmission.
Of the three standard approaches to digital modulation (ASK, PSK, FSK), binary
PSK or split-0-C offers ease of implementation and is certainly the best of
the three for the intended application. The major disadvantage to split-0-C
is the large bandwidth required (10MHz bandwidth for a 5Mbps data rate, see
Figure A3-5 and A3-6).
Multi-level signalling provides a means of achieving signals with arbitrarily
small bandwidths (see Figure A3-10). These techniques were not pursued due
to the relative complexity of the transceiver hardware required.
Modified duobinary (11) is an example of partial response (12) systems and
offers several advantages for the intended application. The principle feature
of the MD signal is the narrow bandwidth required (2.5MHz for a 5Mbps data
rate, see Figure A3-23). By considering the impulse response of the MD
filter (see Figure A3-24) and the effect of proper pre-coding on the waveform
(see Figure A3-25 and 26), simple rules for generating a MD signal are obtained.
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These rules can be implemented with standard logic elements to make a
particularly simple transmitter. The circuit for this is shown in Figure
A7-: (14). This circuit produces MD waveforms without the two clock cycle
delay inherent in the transmitter of Figure A5-2. The receiver of Figure
A5-5 operates off the same transformer as the transmitter and is usable
to distances of 2000 feet over BL-1244 (124 1I- Balanced Line) cable. This
transceiver (Transmitter of Figure A7-1, Receiver of Figure A5-5) is re-
commended for data bus use at 5Mbps up to 2000 feet of cable.
The discussion in part 2 concerning simultaneous line accession by two or
more stations needs to be modified for the recommended transceiver design.
The MD transmitter presents effectively a zero source impedance during the
transmission of logical ones, making it impossible to check for additional
signals on the line. During the transmission of logical zeros, however,
the source impedance is large as the transmitter is effectively off. This
allows the receiver associated with the transmitter to listen for additional
line signals during the transmission of a word. Two conditions must be met
if interference is to be detectable and therefore ignored: 1) the word
duration must exceed twice the time required for a signal to propagate the
length of the cable, and 2) the transceiver must be designed so that the
transmitter is shut down if interference is detected during a transmission.
In this way, complete word transmissions are not possible if interference
exists. Receivers can be designed to ignore incomplete transmissions. This
approach, coupled with error control coding as described in part 6 should
offer reliable data transfer. The reliability obtained will be largely a
function of how sophisticated the coding system is.
The modified duobinary signal offers intriguing possibilities for further
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development due to the low bandwidth required. For example, using SSB
techniques two complete channels, each capable of a 5Mbps data rate, could
be designed to occupy a 5MHz bandwidth. Each channel would be capable
of independent, two-way communication on the bus. A pilot tone could be
inserted at 2.5MHz to provide uniform timing to all the stations. Such an
extension of the use of MD signals would provide an extremely flexible and
reliable data bus system.
The transmitter of FLgure A7-1 can be easily modified to transmit logical
ones as alternating polarity pulses. This results in a signal with a wider
bandwidth than the MD format, but with slightly better DC balance. Over
certain cable types (particularly long lengths of low bandwidth cable) the
improved balance is a desirable feature. For example 15 , over Trompeter
78 balanced line the peak to peak amplitude after 1000 feet is reduced by this
signal format but the balance between +l's and -l's is improved. This effect
is not significant on the Timer BL-1I244 cable at up to 2000 feet.
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